

# 16-Channel PWM Constant Current LED Driver for 1:8 Time-Multiplexing Applications

### Features

- 3.0V-5.5V supply voltage
- 16 constant current output channels
- Constant output current range:
  - 2 ~ 45mA @ 5V supply voltage
  - 2 ~ 30mA @ 3.3V supply voltage
- Excellent output current accuracy: Between channels:  $< \pm 2.5\%$  (Max.) Between ICs:  $< \pm 3\%$  (Max.)
- Built-in 4K-bit SRAM to support time-multiplexing for 1 ~ 8 scans
- 16/15/14/13-bit color depth PWM control to improve visual refresh rate
- 6-bit current gain, 12.5% ~ 100%
- LED failure isolation
  - LED failure induced cross elimination
- LED open detection
- Integrating ghost elimination circuit
- Intelligent power saving modes
  - Dynamic power saving (when all frame data is zero)
    - Dynamic+ power saving (when displaying dynamic video with various brightness)
- GCLK multiplier technology
- Maximum DCLK frequency: 30MHz

### **Product Description**


MBI5251 is designed for LED video applications using internal Pulse Width Modulation (PWM) control with selectable 16/15/14/13-bit grayscale resolution. With Macroblock's proprietary S-PWM technology, it is able to reduce the flickers and improves the image fidelity. MBI5251 features a 16-bit shift register which converts serial input data into each pixel's grayscale of the output port. Sixteen regulated current ports are designed to provide uniform and constant current sinks for driving LEDs with a wide range of V<sub>F</sub> variations. The output current can be preset through an external resistor. The innovative architecture with embedded SRAM is designed to support up to 1:8 time-multiplexing applications. Users only need to send the whole frame data once and to store in the embedded SRAM of the LED driver, instead of sending every time when the scan line is changed. It helps to save the data bandwidth and to achieve high grayscale with very low data clock rate. With scan-type Scrambled-PWM (S-PWM) technology, MBI5251 enhances PWM by scrambling the "on" time of each scan line into several "on" periods and sequentially drives each scan line for a short "on" period. The enhancement equivalently increases the visual refresh rate of scan-type LED displays. In addition, the innovative GCLK multiplier technique doubles visual refresh rate.

Through compulsory error detection, MBI5251 detects individual LED for open-circuit errors without extra components. MBI5251 is equipped with an innovative cross elimination function, as it solves the cross phenomenon induced by failure LEDs. Besides, integrated ghost elimination circuit eases the ghost problems.



## Block Diagram

# for 1:8 Time-multiplexing Applications




# for 1:8 Time-multiplexing Applications

## **Pin Configuration**

GND	1	24	VDD						
SDI	2	23	R-EXT						
DCLK	3	22	SDO						
LE 📕	4	21	GCLK						
Ουτο	5	20	OUT15						
OUT1	6	19	OUT14						
OUT2	7	18	OUT13						
OUT3	8	17	OUT12						
OUT4	9	16	OUT11						
OUT5	10	15	OUT10						
OUT6	11	14	OUT9						
OUT7	12	13	OUT8						
MRI5251 CP									


MBI5251 GP



### **Terminal Description**

Pin Name	Function
GND	Ground terminal for control logic and current sink
SDI	Serial-data input to the shift register
DCLK	Clock input terminal used to shift data on rising edge and carries command information when LE is asserted.
LE	Data strobe terminal and controlling command with DCLK
OUT0 ~ OUT15	Constant current output terminals
GCLK	Grayscale clock terminal Clock input for grayscale. The grayscale display is counted by grayscale clock compared with input data.
SDO	Serial-data output to the receiver-end SDI of next LED driver
R-EXT	Input terminal used to connect an external resistor for setting up output current for all output channels
VDD	3.3V/5V supply voltage terminal

# **Equivalent Circuits of Inputs and Outputs**



# for 1:8 Time-multiplexing Applications

#### Maximum Rating

Charac	teristic	Symbol	Rating	Unit
Supply Voltage		V <sub>DD</sub>	0~5.5	V
Input Pin Voltage (SDI, DCLK	, GCLK, LE)	VIN	-0.4~V <sub>DD</sub> +0.4	V
Sustaining Voltage at OUT Po	rts	V <sub>DS</sub>	-0.5~7	V
Output Current		Іоит	+45	mA
GND Terminal Current		Ignd	735	mA
Power Dissipation	GP Туре		1.47	10/
(On 4 Layer PCB, Ta=25°C)*	GFN Type	PD	3.37	W
Thermal Resistance	GP Туре	- D	85	°C/W
(On 4 Layer PCB, Ta=25°C)*	GFN Type	Rth(j-a)	37	C/VV
Junction Temperature		T <sub>j</sub> , <sub>max</sub>	150**	°C
Operating Ambient Temperatu	ire	Topr	-40~+85	°C
Storage Temperature		Tstg	-55~+150	°C
ESD Rating	Human Body Mode (MIL-STD-883H Method 3015.8)	НВМ	Class 3A (7KV)	-
	Machine Mode (ANSI/ ESD S5.2-2009)	ММ	Class M4 (≥400V)	-

\*The PCB size is 76.2mm\*114.3mm in simulation. Please refer to JEDEC JESD51.

\*\*Operation at the maximum rating for extended periods may reduce the device reliability; therefore, the suggested junction temperature of the device is under 125°C.

Note: The performance of thermal dissipation is strongly related to the size of thermal pad, thickness and layer numbers of the PCB. The empirical thermal resistance may be different from simulative value. User should plan for expected thermal dissipation performance by selecting package and arranging layout of the PCB to maximize the capability.

for 1:8 Time-multiplexing Applications Electrical Characteristics ( $V_{DD}$ =5.0V, Ta=25°C)

	Characteris	tics	Symbol	Conditio	on	Min.	Тур.	Max.	Unit
Supply '	Voltage		V <sub>DD</sub>	-		4.5	5.0	5.5	V
Sustaini	ing Voltage at	t OUT Ports	V <sub>DS</sub>	OUT0 ~ OUT15		-	-	7.0	V
			Ι <sub>Ουτ</sub>	Refer to "Test Circuit Characteristics"	for Electrical	2	-	45	mA
Output	Current		Іон	SDO		-	-	-1.0	mA
			l <sub>ol</sub>	SDO		-	1	1.0	mA
"H" level			Vін	Ta=-40~85°C		$0.7 \mathrm{xV}_{\mathrm{DD}}$	-	V <sub>DD</sub>	V
πραι νι	Jilaye	"L" level	VIL	Ta=-40~85°C		GND	)	$0.3 x V_{\text{DD}}$	V
Output I	Leakage Curr	ent	Іон	V <sub>DS</sub> =5.4V		<b>S</b> - <b>`</b>	-	0.5	μA
Output Voltage SDO		V <sub>он</sub>	I <sub>OH</sub> =-1.0mA		4.6	-	-	V	
Output	vollage	SDO	Vol	I <sub>OL</sub> =+1.0mA		-	-	0.4	V
Current Skew (Channel)			dlou⊤1	I <sub>OUT</sub> =2mA V <sub>DS</sub> =1.0V	R <sub>ext</sub> =7.2KΩ	-	±1.5	±2.5	%
Current	Skew (IC)		dlout2	I <sub>OUT</sub> =2mA V <sub>DS</sub> =1.0V	R <sub>ext</sub> =7.2KΩ	-	±1.5	±3.0	%
Output	Current vs. Voltage Regu	lation*	%/dV <sub>DS</sub>	$V_{DS}$ within 1.0V and 3	3.0V	-	±0.1	±0.5	% / V
	Current vs. Voltage Regu	lation*	%/dV <sub>DD</sub>	V <sub>DD</sub> within 4.5V and 8	5.5V	-	±1.0	±2.0	% / V
Pull-dov	wn Resistor		Rı₀(down)	LE		-	450	-	KΩ
	"Off"		IDD(off) 1	R <sub>ext</sub> =Open, OUT0~	OUT15 =Off	-	4.8	-	
	(SDI=DCLK=	GCLK	IDD(off) 2	R <sub>ext</sub> =7.2KΩ, <u>OUT0</u> ~	OUT15 =Off	-	5	-	
Supply Current	=0Hz)		IDD(off) 3	R <sub>ext</sub> =360Ω, <u>OUT0</u> ~	OUT15 =Off	-	12	-	mA
	"On"		I <sub>DD</sub> (on) 2	R <sub>ext</sub> =7.2KΩ, 0UT0 ~	- OUT15 =On	-	5.5	-	
	(GCLK=20M	Hz)	IDD(on) 3	R <sub>ext</sub> =320Ω, <u>OUT0</u> ~	OUT15 =On	-	13	-	

\*One channel on.

for 1:8 Time-multiplexing Applications

# Electrical Characteristics (V<sub>DD</sub>=3.3V, Ta=25°C)

	Characteris	stics	Symbol	Con	dition	Min.	Тур.	Max.	Unit	
Supply '	Voltage		V <sub>DD</sub>		-	3.0	3.3	3.6	V	
Sustaini	ing Voltage a	at OUT Ports	V <sub>DS</sub>	OUT0 ~ OUT15	-	-	-	7.0	V	
			Іоит	Refer to "Test Cir Characteristics"	rcuit for Electrical	2	-	30	mA	
Output Current			Іон	SDO		-	-	-1.0	mA	
				SDO		-	-	1.0	mA	
Input Voltage "H" level			Vін	Ta=-40~85°C		$0.7 x V_{DD}$	-	VDD	V	
input vt	Jilaye	"L" level	VIL	Ta=-40~85°C		GND		$0.3 x V_{DD}$	V	
Output I	Leakage Cur	rent	I <sub>OH</sub>	V <sub>DS</sub> =3.7V		-	-	0.5	μA	
Output Voltage SDO		V <sub>OH</sub>	I <sub>ОН</sub> =-1.0mA		2.9	-	-	V		
Output	vollage	SDO	Vol	l <sub>o∟</sub> =+1.0mA	4	-	-	0.4	V	
Current	Skew (Chan	inel)	dlout1	I <sub>OUT</sub> =0.5mA V <sub>DS</sub> =1.0V R <sub>ext</sub> =7.2KΩ		-	±1.5	±2.5	%	
Current	Skew (IC)		dlout2	I <sub>OUT</sub> =0.5mA V <sub>DS</sub> =1.0V	R <sub>ext</sub> =7.2KΩ	-	±1.5	±3.0	%	
	Current vs. Voltage Regi	ulation*	%/dV <sub>DS</sub>	V <sub>DS</sub> within 1.0V a	ind 3.0V	-	±0.1	±0.3	% / V	
	Current vs. Voltage Reg	ulation*	%/dV <sub>DD</sub>	V <sub>DD</sub> within 3.0V a	and 3.6V	-	±1.0	±2.0	% / V	
Pull-dov	vn Resistor		Rı⊳(down)	LE		-	450	-	KΩ	
			IDD(Off) 1	Rext=Open, OUT	0 ~ 0UT15 =Off	-	3.8	-		
	"Off" (SDI=DCLK)	=GCLK=0Hz)	I <sub>DD</sub> (off) 2	Rext=7.2KΩ, OUT	 Г0 ~ ОUT15 =Off	-	4	-		
Supply Current	(021 2021)	,	IDD(off) 3	$R_{ext}=320\Omega, \overline{OUT}$	0~0UT15=Off	-	10.5	-	mA	
	"On"		IDD(on) 2	R <sub>ext</sub> =7.2KΩ, OUT	Γ0 ~ OUT15 =On	-	4.5	-		
	(GCLK=20M	1Hz)	I <sub>DD</sub> (on) 3	R <sub>ext</sub> =320Ω, OUT		-	11.5	-		

\*One channel on.

#### **Test Circuit for Electrical Characteristics**




Figure 2

	for 1:8 Time-multiplexing Applications
Switching Characteristics (	$(V_{DD}=5.0V, Ta=25^{\circ}C)$

Characteristics		Symbol	Condition	Min.	Тур.	Max.	Unit
	SDI - DCLK ↑	tsuo		5	-	-	ns
	LE ↑ - DCLK ↑	tsu₁		8	-	-	ns
Setup Time	$LE \downarrow (Vsync) - GCLK$	tsu2		1200	-	-	ns
	LE↓-DCLK↑	tsu3 **		50	-	-	ns
	DCLK ↑ - SDI	t <sub>но</sub>		6	-	<b>_</b>	ns
Hold Time	DCLK ↑ - LE	t <sub>H1</sub>		8	).	-	ns
	GCLK - LE ↑ (Vsync)	t <sub>H2</sub>		300	-	-	ns
	DCLK - SDO	t <sub>PD0</sub>		-	22	25	ns
Propagation Delay Time	GCLK - OUT2n *	t <sub>PD1</sub>	V <sub>DD</sub> =5.0V V <sub>IH</sub> =V <sub>DD</sub>	-	35	-	ns
	LE - SDO	t <sub>PD2</sub> **	VIL=GND	-	30	40	ns
Pulse Width	LE	t <sub>w(LE)</sub>	R <sub>ext</sub> =1.4KΩ V <sub>DS</sub> =1V	15	-	-	ns
Command to Comma	ind	Тсс	RL=300Ω	50	-	-	ns
Data Clock Frequenc	у	FDCLK	C <sub>L</sub> =10pF C <sub>1</sub> =100nF	-	-	30	MHz
Grayscale Clock Fred	quency***	Fgclk	C₂=10µF C <sub>SDO</sub> =10pF	-	-	33	MHz
GCLK frequency (when GCLK multiplie	er is enabled )	F <sub>GCLK</sub>	V <sub>LED</sub> =4.0V	-	-	16.6	MHz
Min Clock(GCLK/ DC	LK) Pulse Width***	tw(CLK)		12	-	-	ns
Ratio of (GCLK freq)/	(DCLK freq)	R(gclk/dclk)		20	-	-	%
Compulsory Error De	tection Operation time****	t <sub>ERR-C</sub>		700	-	-	ns
Output Rise Time of (	Output Ports	t <sub>OR</sub>		-	15	20	ns
Output Fall Time of O	Output Ports	t <sub>OF</sub>		-	15	20	ns
Output Rise Time of (	Output Ports (Slow)	tor		-	30	40	ns
Output Fall Time of O	Output Ports (Slow)	t <sub>OF</sub>		-	30	40	ns
Dead Time positive le	evel	t <sub>dth</sub>		300	-	-	ns
Dead Time negative I	evel	t <sub>dtl</sub>		1200	-	-	ns

\* Refer to the Timing Waveform, where n=0, 1, 2, 3, 4, 5, 6, 7.

\*\* In timing of "configuration read", the next DCLK rising edge should be tPD2 after LE's falling edge.

\*\*\* The Grayscale Clock period must be 50% duty cycle when the function of GCLK multiplier is enabled.

\*\*\*\* It is recommended to use longer duration than the minimum error detection time.

# for 1:8 Time-multiplexing Applications Switching Characteristics ( $V_{DD}$ =3.3V, Ta=25°C)


Characteristics		Symbol	Condition	Min.	Тур.	Max.	Unit
	SDI - DCLK ↑	tsuo		7	-	-	ns
0 i <del>T</del>	LE - DCLK ↑	t <sub>SU1</sub>		10	-	-	ns
Setup Time	LE ↓ (Vsync) - GCLK	tsu2		1200	-	-	ns
	LE↓-DCLK↑	tsu3 **		52	-	-	ns
	DCLK ↑ - SDI	t <sub>H0</sub>		8	-	-	ns
Hold Time	DCLK ↑ - LE	t <sub>H1</sub>		10		-	ns
	GCLK - LE ↓ (Vsync)	t <sub>H2</sub>		300	-	-	ns
	DCLK - SDO	t <sub>PD0</sub>	V <sub>DD</sub> =3.3V V <sub>IH</sub> =V <sub>DD</sub>	-	25		ns
Propagation Delay Time	GCLK - OUT2n*	t <sub>PD1</sub>	V⊫=GND	-	45	-	ns
	LE - SDO	t <sub>PD2</sub> **	R <sub>ext</sub> =1.4KΩ V <sub>DS</sub> =1V	-	40	-	ns
Pulse Width	LE	tw(LE)	R∟=300Ω	16	-	-	ns
Command to Comma	nd	tcc	C∟=10pF C₁=100nF	52	-	-	ns
Data Clock Frequency	y	Fdclk	C <sub>2</sub> =10µF	-	-	25	MHz
Grayscale Clock Freq	uency***	Fgclk	C <sub>SDO</sub> =10pF V <sub>LED</sub> =4.0V	-	-	20	MHz
GCLK frequency (when GCLK multiplie	er is enabled)	Fgclk		-	-	10	MHz
Min Clock(GCLK/ DC	LK) Pulse Width****	t <sub>W(CLK)</sub>		13	-	-	ns
Ratio of (GCLK freq)/	(DCLK freq)	R(GCLK/DCLK)		20	-	-	%
Compulsory Error Det	tection Operation time*****	t <sub>ERR-C</sub>		700	-	-	ns
Output Rise Time of C	Dutput Ports	tor		-	25	35	ns
Output Fall Time of O	utput Ports	tor		_	25	35	ns
Dead Time positive le	evel	tdth		300	-	_	ns
Dead Time negative I		tdtl		1200	-	-	ns

\* Refer to the Timing Waveform, where n=0, 1, 2, 3, 4, 5, 6, 7.

\*\* In timing of "configuration read", the next DCLK rising edge should be tPD2 after LE's falling edge.


\*\*\* The Grayscale Clock period must be 50% duty cycle when the function of GCLK multiplier is enabled.


\*\*\*\* It is recommended to use longer duration than the minimum error detection time.



# **Timing Waveform**

# **Control timing**





### **Control Command**


	Sig	nals Combination	Description					
Command Name	LE	Number of DCLK Rising Edge when LE is asserted	Action of Command					
Stop Compulsory Error detection	High	1	Stop compulsory LED open detection					
Data Latch	High	1	Serial data are transferred to the input data buffers.					
VSYNC	High	2	Vertical Synchronal signal. Displaying frame will be updated to output channel					
Write Configuration 1*	High	4	Serial data are written to the configuration register 1					
Read Configuration 1	High	5	Serial data are read from the configuration register 1					
Start Compulsory Error detection	High	7	Start compulsory LED open detection					
Write Configuration 2*	High	8	Serial data are written to the configuration register 2					
Read Configuration 2	High	9	Serial data are read from the configuration register 2					
Software Reset	High	10	Reset the behavior of MBI5251 except the value of configuration registers.					
Write Configuration 5*	High	13	Serial data are written to the configuration register 5					
Pre-Active			Pre-Active command needs to be sent before "Write Configuration" command					
Read Configuration 5	High	21	Serial data are read from the configuration register 5					

\*Those commands can only be activated after "Confirm command"; otherwise, they will be invalid. **Note:** When the power is on, Vsync command will be valid only after 16 times of "Data Latch" commands that have been sent in advance.

### Waveform of Commands

The following figures show the waveforms of commands.


#### Data Latch



Note: GCLK can not stop during this command, and GCLK\_freq / DCLK\_freq >= 1/5

Data Latch command is used to latch the 16-bit shift register from SDI to internal SRAM buffer. When this command is received, the last 16 bits data before the falling edge of LE will be latched into SRAM, as shown in the above waveform, and MSB bit needs to be sent first.


#### Vertical Sync (VSYNC)



"VSYNC" command is used to update frame data on output channels ( $\overline{OUT0} \sim OUT15$ ). There are some timing limitations between signal "LE" and "GCLK"; and please refer to the section of "Vsync Command Operation" for details.


#### Write Configuration

Write configuration (cfgwr) command is used to program the configuration register of MBI5251. The "Pre-Active" command must be sent in advance. When this command is received, the last 16 bits data before the falling edge of LE will be latched into configuration register, as shown in the below waveforms, and MSB bit needs to be sent first.



#### **Read Configuration**

Read configuration (cfgrd) command is used to read the configuration register of MBI5251. When this command is received, the 16-bit data of configuration register will be shifted out from SDO pin, as shown in the below waveforms, and MSB bit will be shifted out first.



Software reset command makes MBI5251 go back to the initial state except configuration register value. After this command is received, the output channels will be turned off and will display again with last grayscale value after new "Vsync" command is received.

# **Definition of Configuration Register 1**

MSB																LSB			
F	Е	D	С	E	В	Α	9	8	7	6	5	4	3	2	1	0			
e.g. De	fault	Value																	
F	Е	D	С		В	А	9	8	7	6	5	4	3	2	1	0			
0	0	0	0	(	0	0	1	1	0	0 0 1 1 1 1 1 1									
Bit	Att	ribute		Defi	nitio	on	Va	lue		F	unctior	า		6					
F	Re	ad/Writ	e Reserved				0 (	Defaul	t)	R	eserve	d							
E	Re	ad/Writ	е	PWN mod		ounting	0(	Defaul	t)		WM is f WM is l			•					
				LED		ure		Defaul	F)		isable	ouonwe		ining					
D	Re	ad/Writ	е	indu	ced	cross		Delaul	()										
				elimi	inati	on	1				nable								
С~В	Re	ad/Writ	е	Rese	erve	d	00	(Defau	ult)	R	eserve	d							
A~8	Re	ad/Writ	e	Number of scan lines				0 1 0 1 (Defa 1	100: 5 lines 101: 6 lines 110: 7 lines										
7~6	Re	ad/Writ	e	S-P\	wm	mode	111: 8 lines00 (Default)The 65536 GCLK (16-bit) PWM cyclinto 64 sections, each section has 101The 32768 GCLK (15-bit) PWM cyclinto 32 sections, each section has 1User still sends 16bit data with 1 bitEx., {15'h1234, 1'h0}.10The 16384 GCLK (14-bit) PWM cyclinto 32 sections, each section has 5User still sends 16bit data with 2 bitEx., {14'h1234, 2'h0}.11The 8192 GCLK (13-bit) PWM cyclinto 32 sections, each section has 512 of sections, each section has 512 of still sends 16bit data with 3 bit 0 in 113'h1234, 3'h0}.								n has 1 /M cycl n has 1 h 1 bit /M cycl n has 5 h 2 bit // cycle s 512 G	1024 GCLK. cle is divided 1024 GCLK. t 0 in LSB bits. cle is divided 512 GCLK. t 0 in LSB bits. e is divided into GCLK. User			
5~0	Re	ad/Writ	е	Curr	ent	Gain	~	0,000 1,111		[0 ~	[000,000] 12.5% ~ [111,111] 100%								

Default setting of configuration register is 16'h033f

9

8~5

4~0

Read/Write

Read/Write

Read/Write

# 16-Channel PWM Constant Current LED Driver

for 1:8 Time-multiplexing Applications

Def	Definition of Configuration Register 2																
MSB																LSB	
F	E	D	С		В	Α	9	8	7	6	5	4	3	2	1	0	
e.g. Default Value																	
F	E	D	C		В	Α	9	8	7	6	5	4	3	2	1	0	
0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	
Bit	At	tribute		De	efinitio	on	Va	lue			Function						
15	Re	ead/Wri	te	Re	eserve	ed	0 ( 1	0 (Default) 1			Reserved						
14	Re	ead/Wri	te	Re	eserve	ed	0 (	Default	:)		Reserved						
							1										
13~11	1 Read/Write Reserved				00	000 (Default)			Reserved								
10	10 Read/Write			Do	ouble i	refresh	0 (	Default	:)		Disable						
TO Reau/White					0110011	1	1			Enable							

Disable

Enable

Reserved

Reserved

1

0 (Default)

0000 (Default)

00000 (Default)

Default setting of configuration register is	16'h0000

Reserved

Reserved

GCLK multiplier

Def	initi	on c	of Co	onfic	ura	tion				ïme-	mult	tiplex	xing	Арр	licatio	ons
MSB					jara			1010							LSB	
F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0	
e.g. D	Default	Value														
F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	1	0	0	0	1	1	1	1	1	

•	_	5	•	-		•	•		•	•		•	-			
0	0	0	0	0	0	0	1	0	0	0	1	1	1	1	1	
Bit	Att	ribute	0	Definiti	on	Va	alue		Fu	unction	1					
15~8	Rea	ad/Writ	e F	Reserve	ed		)00000 )efault)		R	eserve	d		<u>_</u>			
7~5	Rea	ad/Writ	e d v	Dpen E letectio oltage nreshol	n	ÔC	00 (Def	ault)	~	00] lev 11] leve						
4~0	Read/Write			Lower abost			11111 (Default)			[00000] level 0 ~ [11111] level 7						

Default setting of configuration register is 16'h011f

#### Number of Scan Line

MBI5251 supports 1 to 8 scan lines. Please set the Configuration Register 1, bit [10:8] according to the application. The default value '011' is 4 scan lines.

#### Grayscale Mode and Scan-type S-PWM

MBI5251 provides a selectable 16/15/14/13-bit grayscale by setting the Configuration Register 1, bit [7:6]. The default value is set to '00' for 16-bit color depth. In 15/14/13-bit grayscale modes, users should still send 16-bit data with 1/2/3-bit '0' in LSB bits. For example, {14'h1234, 2'h0}.


MBI5251 has a smart S-PWM technology for scan type. With S-PWM, the total PWM cycles can be separated into MSB (Most Significant Bits) and LSB (Least Significant Bits) of grayscale cycles. The MSB information can be divided into many refresh cycles to achieve overall same high bit resolution.

#### **GCLK Multiplier**

Scan line 7

MBI5251 provides a GCLK multiplier function by setting the Configuration Register 2, bit [9]. The default value is set to '0' for GCLK multiplier disable.

GCLK multiplier disabled (Configuration Register 2, bit [9] = 0)



#### June 2020, V1.01

Scramble 63

Bit [7]="0": 514 x 8 x 64 =263,168 GCLKs

Once of 16-bit PWM Counting


Scramble 1

: Output ports are turned "on".

Scramble 0

### **Operation Principles**

Scan type application structure




The above figure shows the suggested application structure of scan type scheme with 8 scan lines. The grayscale data are sent by pin "SDI and SDO" with the commands formed by pin "LE" and "DCLK". The output ports from 16 channels ( $\overline{OUT0} \sim \overline{OUT15}$ ) will output the PWM result for each scan line at different time, so there must be one "Switch" to multiplex for each scan line. The switching sequence and method and the command usage is described in the application note.


### **Constant Current**

In LED display application, MBI5251 provides nearly no variation in current from channel to channel and from IC to IC. This can be achieved by:

1) The maximuml current variation between channels is less than 2.5%, and that between ICs is less than  $\pm 3\%$ 


2) In addition, the current characteristic of output stage is flat and user can refer to the figure below. The output current can be kept constant regardless of the variations of LED forward voltages ( $V_F$ ). This guarantees LED to be performed on the same brightness as user's specification.





### **Setting Output Current**

The output current ( $I_{OUT}$ ) is set by an external resistor,  $R_{ext}$ . The default relationship between  $I_{OUT}$  and  $R_{ext}$  is shown in the following figure.



Also, the output current can be calculated from the equation:


 $V_{R-EXT} = 0.61 Volt$ 

#### IOUT = (VR-EXT / Rext) x G x 24

Whereas  $R_{ext}$  is the resistance of the external resistor connected to R-EXT terminal and  $V_{R-EXT}$  is its voltage. G is the digital current gain, which is set by the bit5 to bit0 of the configuration register. The recommended value of G is 0.5 For your information, the output current is about 20mA when Rext = 700 $\Omega$  if G is set to 1

The formula and setting for G are described in the next section.

### **Current Gain Adjustment**



The 6 bits (bit 5~bit 0) of the configuration register set the gain of output current, i.e., G. As total 6-bit in number, i.e., ranging from 6'b000000 to 6'b111111, these bits allow user to set the output current gain up to 64 levels. These bits can be further defined inside configuration register as follows:

F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	I	-	-	-	-	-	-	DA5	DA4	DA3	DA2	DA1	DA0

Bit 5 to bit 0 are DA5 ~ DA0.

The relationship between these bits and current gain G is:

G = 0.125 + (D / 63) x 0.875

D in the above decimal numeration can be converted to its equivalent in binary form by the following equation:

D = DA5 x 2<sup>5</sup> + DA4 x 2<sup>4</sup> + DA3 x 2<sup>3</sup> + DA2 x 2<sup>2</sup> + DA1 x 2<sup>1</sup> + DA0 x 2<sup>0</sup>

In other words, these bits can be looked as 6-bit mantissa DA5~DA0

For example:

G = 0.5D = (0.5 - 0.125) / 0.875 x 63 = 27 D in binary form would be: D = 27 = 0 x 2<sup>5</sup> + 1 x 2<sup>4</sup> + 1 x 2<sup>3</sup> + 0 x 2<sup>2</sup> + 1 x 2<sup>1</sup> + 1 x 2<sup>0</sup>

The 6 bits (bit 5~bit 0) of the configuration register are set to 6'b011011

### <u>MBI5251</u>

# for 1:8 Time-multiplexing Applications

### Package Power Dissipation (PD)

The maximum allowable package power dissipation is determined as  $P_D(max) = (Tj - Ta) / R_{th(j-a)}$ . When 16 output channels are turned on simultaneously, the actual package power dissipation is:


 $P_D(act) = (I_{DD} \times V_{DD}) + (I_{OUT} \times Duty \times V_{DS} \times 16)$ . Therefore, to keep  $P_D(act) \le P_D(max)$ , the allowable maximum output current as a function of duty cycle is:

 $I_{OUT} = \{[(Tj-Ta) / R_{th(j-a)}] - (I_{DD} x V_{DD})\} / V_{DS} / Duty / 16, where Tj=150°C.$ 

Please see the follow table for  $\mathsf{P}_\mathsf{D}$  and  $\mathsf{R}_{th(j\text{-}a)}$  for different packages:

Device Type	R <sub>th(j-a)</sub> (°C/W)	P <sub>D</sub> (W)
GP	85	1.47
GFN	37	3.37

The maximum power dissipation,  $P_D(max)=(Tj - Ta) / R_{th(j-a)}$ , decreases as the ambient temperature increases.



### <u>MBI5251</u>


# 16-Channel PWM Constant Current LED Driver for 1:8 Time-multiplexing Applications

### LED Supply Voltage (V<sub>LED</sub>)

MBI5251 is designed to operate with V<sub>DS</sub> ranging from 0.4V to 1.0V (depending on  $I_{OUT} = 2 \sim 45$ mA) considering the package power dissipating limits. V<sub>DS</sub> may be higher enough to make P<sub>D (act)</sub> > P<sub>D (max)</sub> when V<sub>LED</sub> = 5V and V<sub>DS</sub>=V<sub>LED</sub> - V<sub>F</sub>, in which V<sub>LED</sub> is the load supply voltage. In this case, it is recommended to use the lowest possible supply voltage or to set an external voltage reducer, V<sub>DROP</sub>.

A voltage reducer lets  $V_{DS} = (V_{LED} - V_F) - V_{DROP}$ .

Resistors or Zener diode can be used in the applications as shown in the following figures.




### **Switching Noise Reduction**

LED drivers are frequently used in switch-mode applications which always behave with switching noise due to the parasitic inductance on PCB. To eliminate switching noise, refer to "Application Note for 8-bit and 16-bit LED Drivers-Overshoot".

### Soldering Process of "Pb-free & Green" Package Plating\*

Macroblock has defined "Pb-Free & Green" to mean semiconductor products that are compatible with the current RoHS requirements and selected 100% pure tin (Sn) to provide forward and backward compatibility with both the current industry-standard SnPb-based soldering processes and higher-temperature Pb-free processes. Pure tin is widely accepted by customers and suppliers of electronic devices in Europe, Asia and the US as the lead-free surface finish of choice to replace tin-lead. Also, it adopts tin/lead (SnPb) solder paste, and please refer to the JEDEC J-STD-020C for the temperature of solder bath. However, in the whole Pb-free soldering processes and materials, 100% pure tin (Sn) will all require from 245°C to 260°C for proper soldering on boards, referring to JEDEC J-STD-020C as shown below.

For managing MSL3 Package, it should refer to JEDEC J-STD-020C about floor life management & refer to JEDEC J-STD-033C about re-bake condition while IC's floor life exceeds MSL3 limitation.




Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> $\geq 2000$
<1.6mm	260 +0 °C	260 +0 °C	260 +0 °C
1.6mm – 2.5mm	260 +0 °C	250 +0 °C	245 +0 °C
$\ge$ 2.5mm	250 +0 °C	245 +0 °C	245 +0 °C

\*Note: For details, please refer to Macroblock's "Policy on Pb-free & Green Package".


# for 1:8 Time-multiplexing Applications

### Package Outline




MBI5251GP Outline Drawing

# for 1:8 Time-multiplexing Applications



#### MBI5251GFN Outline Drawing

### **Product Top Mark Information**



### **Product Revision History**

Preliminary Datasheet Version	Device Version Code
V1.00	A
V1.01	A

### **Product Ordering Information**

Product Ordering Number*	RoHS Compliant Package Type	Weight (g)
MBI5251GP-A	SSOP24L-150-0.64	0.11
MBI5251GFN-A	QFN24L-4*4-0.5	0.0379

\*Please place your order with the "product ordering number" information on your purchase order (PO).

# for 1:8 Time-multiplexing Applications **Disclaimer**

Macroblock reserves the right to make changes, corrections, modifications, and improvements to their products and documents or discontinue any product or service. Customers are advised to consult their sales representative for the latest product information before ordering. All products are sold subject to the terms and conditions supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. Macroblock's products are not designed to be used as components in device intended to support or sustain life or in military applications. Use of Macroblock's products in components intended for surgical implant into the body, or other applications in which failure of Macroblock's products could create a situation where personal death or injury may occur, is not authorized without the express written approval of the Managing Director of Macroblock. Macroblock will not be held liable for any damages or claims resulting from the use of its products in medical and military applications.

Related technologies applied to the product are protected by patents. All text, images, logos and information contained on this document is the intellectual property of Macroblock. Unauthorized reproduction, duplication, extraction, use or disclosure of the above mentioned intellectual property will be deemed as infringement.